1、培训过程中，如有部分内容理解不透或消化不好，可免费在以后培训班中重听；
        2、培训结束后免费提供半年的技术支持，充分保证培训后出效果；
        3、培训合格学员可享受免费推荐就业机会。

培训方式以讲课和实验穿插进行。

Description:

?

This is an Engineer Explorer course for designers familiar with Static Timing Analysis (STA). This course does not teach the basics of STA. See the Prerequisites section.

?

This course is a detailed exploration of the timing and signal integrity analysis capabilities of the Encounter?? Timing System. You explore static timing analysis, signal integrity analysis with crosstalk coupling, and IR drop and multi-supply/multi-voltage (MSMV) effects that are inherent in advanced process nodes with feature sizes 90 nm and below. It is necessary to analyze these effects and take them into account in advanced process designs to insure the highest probability of first silicon success. An introduction to SSTA (Statistical Static Timing Analysis)is included as a new feature starting with the 7.1 release.

?

Learning Objectives

?

In this course, you?
●?? Review static timing analysis concepts?
●?? Run timing analysis and apply basic debugging approaches?
●?? Study interconnect crosstalk effects and analysis principles?
●?? Run crosstalk analysis and practice debugging methods?
●? Study power supply IR drop and MSMV effects on timing and signal integrity?
●? Setup Multi-Mode Multi-Corner (MMMC) analysis?
●? Perform some advanced Tcl scripting

?

Software

?

Encounter? Timing System

?

Agenda

?

Unit 1

?

●? Introduction?
●? Timing Analysis Concepts?
●? Timing Analysis Lab?
●? Crosstalk and Signal Integrity Analysis?
●? Noise Library Characterization Lab?
●? Crosstalk Analysis Lab?
●? Power Supply IR Drop and MSMV Analysis?
●? IR Drop/MSMV Lab

?

Unit 2

?

●? Advanced Topics?
●? MMMC Lab?
●? Advanced Tcl Scripting Lab
●? Wrap-up

?

Audience:

?

●?? CAD Engineers
●?? Place and Route Designers
●?? IC Designers
●?? Digital IC Designers
●?? Design Engineers
●?? Chip Designers